

Interconnect (beol) (PEX)

C, R, L

Know where to do extraction, and what (R, L)

C ~ fF/ μ m

R Ω /square (sheet resistivity) $R = \frac{\rho L}{wt} = \frac{\rho}{t} \cdot \frac{L}{w}$ (ohm per square of width w)
lower (thinner) ~ 0.03 $\Omega/\square$ higher $\downarrow$

L ~ 10nH/mm

Cu, Au contaminates Si $\rightarrow$ deposit diffusion barrier

ILD inter layer dielectric lower ϵ than SiO_2

Scaling by $\frac{1}{s}$ on w, t, spacing, s_L on L


$$C \sim \frac{A}{d} \text{ (parallel plate neighbor)} = \frac{\frac{1}{s} s_L}{\frac{1}{s}} = s_L$$

$$R \sim \frac{L}{wt} = \frac{s_L}{\frac{1}{s} \frac{1}{s}} = s^2 s_L \uparrow \uparrow$$

1. RC ~ $s^2 s_L^2$ (=1 if $s_L = \frac{1}{s}$, but $s_L \sim 1$ since more transistors $\rightarrow \sim s^2$)

point-2-point net (no fanout, C goes to gnd)

n-pole LPF $\rightarrow$ delay & slew



Approx: Elmore delay (single-pole approx (Padé) of multipole sys. (not dominant pole))

$$\tau = \underbrace{R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + \dots + R_n) C_n}_{\text{intrinsic}} + \underbrace{(R_1 + \dots + R_n) C_L}_{\text{extrinsic}}$$

when? to analyze? No for short wire. Just extract C.

Compare τ against slew rate ($\sim \text{FO4}$)

2. Resistive shielding


Suppose driver slewed fast. Can't see the line cap, since slew much faster

When sizing driver, $C_{\text{eff}} < C_{\text{actual}}$, since part shielded by line RC

Model C_{near} , C_{far} , R $\rightarrow \pi$ model

$$C_{\text{total}} = C_{\text{near}} + C_{\text{far}}$$


driver only sees C_{near} , C_{far} shielded by $R C_{\text{far}}$



Fanout gets total branch cap.

$$T_A = \dots + (R_1 + R_2 + R_3)(C_3 + C_7 + C_8 + C_9) + \dots$$

$$T_B = \dots + \dots (C_3 + C_4 + C_5 + C_6) + \dots$$



Fix large RC

1. Repeater → buffer delay, need via Mhigh to SUB, hard to floorplan, power

2. wider wire → $R \downarrow$ (good for extrinsic), but $C \uparrow$


C has 1. area $\sim w'$

2. fringe unchanged → also good

:l area, power $\uparrow$ due to $C \uparrow$

Wired tapering ($R_{near} \downarrow$, wide to narrow)

less aggregated $C \rightarrow :$



E. wires 1mm long, 0.4 μ width, 0.1 fF/ μ m, 0.076 $\Omega/\square$, 500 fF loading

If wire is purely distributed, R, C , $T_{elm} = \frac{1}{2} R_{tot} C_{tot} = \frac{1}{2} R C L^2$ (avg. $R = \frac{R}{2}$)

$$= \frac{1}{2} \cdot (0.076 \cdot \frac{1mm}{0.4\mu m}) (0.1 \frac{fF}{\mu m} \cdot 1mm)$$


$$= 9.5 ps$$

$$T_{ext} = R_{tot} C_L = \frac{1}{2} (0.076 \cdot \frac{1000}{0.4}) \cdot 500 fF = 95 ps \rightarrow \text{dominant}$$

Sln. 1. widen (taper) wire

2. Add repeaters (breaks L^2) #? size?

break into k same segments (not, but close to optimal)



Let repeater have R_{buf} , C_{buf} , xh

$$T = k [T_{int} + T_{ext} + T_{buf}]$$


$$= k \left[\frac{1}{2} \frac{RC}{k^2} + \frac{R}{k} h C_{buf} + \left(\frac{R_{buf}}{h} + \frac{R}{k} \right) \left(\frac{C}{k} + h C_{buf} \right) \right]$$

$$\frac{\partial T}{\partial h} = R C_{buf} - \frac{R_{buf} C}{h^2} = 0$$

$$\frac{\partial T}{\partial k} = -\frac{RC}{2k^2} + R_{buf} C_{buf} = 0$$

$$h = \sqrt{\frac{R_{buf} C}{R C_{buf}}}$$

$$k = \sqrt{\frac{\frac{1}{2} RC}{R_{buf} C_{buf}}} = \sqrt{\frac{T_{intrinsic}}{D_o \text{ cost}}}$$

L.  charges C via I_{disp} , through gnd-vdd loop

$V = \frac{\partial \Phi}{\partial t} = L \frac{dI}{dt}$, L depends on the loop. Loop depends on f (minimize $R + j\omega L$)

@ high f, find low L path (smaller Φ , smaller A)

E. if vdd/gnd path near $\rightarrow$ return via decoupling C $\rightarrow$ good, predictable. E. p/g planes in PCB

If return via signal line, $\therefore L$

Extraction: assume proximity of vdd/g lines.


When to care? $\sqrt{LC}$ curve (speed of light)


For all delays $>$ slew, mainly R, L don't care

$\rightarrow 3\mu m$. Cu interconnect $\rightarrow R \downarrow$

tech $\rightarrow F04 \downarrow \rightarrow L$ matters more

If $\sqrt{LC}$ dom. $\rightarrow$ like transmission line, may have ringing if Z not matched



CC noise  if aggressor pulls below gnd $\rightarrow V_{ds} > 0 \rightarrow$ pt on $\rightarrow X$
Always add Do at pt input.

Delay if 2 nets switch opposite, Cc sees Miller eff. ($2 \times I_{disp}$), $C_{eq} = 2C_c$

if switch same, $C_{eq} = 0 \rightarrow$ early mode problem

Power net, integrity (IR drop (DC);

1. IR drop: pulling I thru R_{supply}

2. AC $L \frac{dI}{dt}$ noise, ΔI noise, simultaneous switching


Grid, sotter balls $\rightarrow$ center



Add pre-charged caps, after supply L. Distributed over chip

Cimplicit: 1. p/g cap between M, low R shielding

2. Nwell-substrate cap (RB pnj), R shielded

3. non-switching Do (heavily shielded)

Cexplicit: Add deCap $\rightarrow$ 




Distribute at $> 5V$: ^{integrated voltage regulator} LVR (DC $\rightarrow$ DC)

Decap What's total C from clk in FF $\xrightarrow{x10}$ decap

Use a large M $\rightarrow$ C comes w/ high series R $\rightarrow$ shielded :l

$\hookrightarrow$ array of smaller devices



LC resonance ($\frac{1}{f_0}$ clk freq), Need Q $\downarrow$

Clocking sync, async

^{globally} ^{asym} ^{locally} ^{sync}

GALS E. multicore processor

Sync. clk distribution

Metric 1. Skew (DC, static Δt)

2. Jitter (period), caused by supply noise

3. Power

4. Latency (delay from src to sink) Latency amplifies jitter caused by supply noise

1. Tree (modified H-tree), recursive

✓ Spare in use of interconnect

✗ Sensitive to loading. Need adjust w/ buffers (need to tune)

2. Grid, driven by a very large transistor ($\sim cm$)

✓ Low L, R. Insensitive to loading




✗ outside skews, high C, lots of wire

Tree-driver grid. Tree drives a less dense grid

✓ No dense wires, good loading

Active deskewing solves skew & jitter

Use programmable delay line (prog. after fab)



Packaging Interconnect Protect Heat out

MCM Multi-chip module

SoC Make bigger chip, use its interconnect network to provide density

issue stuck w/ one technology

design reuse: IP

yield (big chip)

chip on wafer on substrate
COWOS

Low power (wasted on unused (dark Si))


easy { 1. clk stuff that's unused $\rightarrow$ clk gating
2. leakage on dark $\rightarrow$ gate Vdd w/ large, high V_T device

no leak itself

3. energy-delay tradeoff $\rightarrow$ peruto curve

Knob: vdd $\rightarrow$ DVFS based on workload

chip voltage of freq scaling



need dc-dc converter 1. linear var. res

2 sw. cap./ind. converter


Finfet: bulk cmos ugly at 22nm $\rightarrow$ very short channel,

subthresh slope bad (> 100 mV/dec)

poor electrostatics

finfet gates at multiple sides

$$W_{eff} = w + 2z$$



widths quantized by # of fins

Co changed to new layer: MD, MP $\rightarrow$ use via0 to contact M1



body plug: detached body, connected MD, MD

cmd, cpd $\rightarrow$ make break in md/po, but reduce spacing

Fin boundary follow fin grid

PODE OD on poly, mark dummy, extracted, but lvs not compared, 3T dev (-1 s/d)

Bulk CMOS 3-layer PW $\rightarrow$ NW $\rightarrow$ diff

Silicon on Sapphire cosmic ray $\rightarrow$ soft error

ionization does not generate EHP in sapphire insulator

S O Insulator

partially depleted

PD-SOI

no depletion region $C_{s.o} \downarrow$

(body)

part is still neutral $\rightarrow$ has a floating potential

but helps by $V_T \uparrow$, reduces body effect in stacks

fully depleted

FD-SOI





ultra-thin body

(UTB)


thin $\rightarrow$ no body $\rightarrow$ 3-terminal

V_T very sensitive to Si thickness

Can use Si underneath to backgate $\rightarrow$ tune V_T (ana. V_B control)



Finfet
GAA
all-around (4 sides)
Si (3 sides)



Wires Backside power

TSV

access back side for power distribution

ROM (also for flash (non-volatile))


store $\rightarrow$ microcode

CISC $\rightarrow$ subroutine converts to RISC

Floating gate (neg. leakage), but write limit

1. nor pseudo-nmos


R (one-hot)	C ₁	C ₂	C ₃	C ₄
1	0	1	0	1
2	0	0	1	1
3	1	0	0	1
4	0	1	1	0



2. nand

more dense, but slower (stack)

power w/ one-cold rows, same table (opposite placement)



EPROM

Floating G changes V_t , so won't be turned on.



W Apply $\sim 6V$ to control and $S-D \rightarrow$ Fowler-Nordheim

e^- tunnel from inv. layer $\rightarrow$ trapped in floating gate.

Erase old UV erase

new E^2PRM Put $12V @ S$, $0V @ C$, float $D \rightarrow$ erase

Need DC-DC for large voltage



ESD

1. Human body model (effect of human touch)

2. CBM

Diodes turn on to drain ESD (in IO cells)

Issue diode large $C \rightarrow RC$ problem

