

Single-cycle MIPS processor | exe / clk ^{future} → more

1. state holding eles

Prog. counter (register) holds addr of curr exe inst.

Inst. mem. read-only for prog. inst.

add → 32-bit inst.

Data mem. place for data during exe

1 R $A^{(32)} \rightarrow RD^{(32)}$


1 W $A^{(32)} + WD^{(32)}$

Reg. file (new!) holds 32 mips registers

2 R $A1^{(5)} \rightarrow RD1^{(32)}$ $A2^{(5)} \rightarrow RD2^{(32)}$

1 W $A3^{(5)} + WD^{(32)}$

↳ 2 for R-type inst., sw, beg (2 source reg.)



2. build path to exe 1 inst.

6 5 5 16
lw op rs rt imm

1. Fetch instr. get out 32b


2. read rs (25:21)

3. add offset to imm

4. compute mem. addr (base + offset)

5. read dat. from mem and write to regfile.

6. go to next instr. (+4b)



3. extend datapath for more inst. (what's same/diff?)


E. sw → now write to data mem. 6 5 5 16 read rs, rt simul
op rs rt imm

E. R-type class (diff: ALU op, same: source reg. reading from)

6 5 5 5 5 6
op rs rt rd shamt funct
(2) 6 5 5 16

E. beg op rs rt imm (offset from fallthru, not curr.) Reuse addr. calc and sgn extend.

4. add controller




1. Main decoder Opcode 5:0

Inst	r	opcode	RegW	Reg Dst	ALUSrc	Branch	MemW	Mem2Reg	ALUOp	j
R-type		000000	1	1	0	0	0	0	10 (check funct)	0
lw		100011	1	0	1	0	0	1	00 (+)	0
sw		101011	0	X	1	0	1	X	00 (+)	0
beq		000100	0	X	0	1	0	X	01 (-)	0
E.addiu		001000	1	0	1	0	0	0	00	0
E.j		000010	0	X	X	X	0	X	XX	1

2. ALU decoder Funct 5:0 (if needed)

ALUOp	funct	ALUControl
00	xxxxxx	010 Add
01	xxxxxx	110 Subtract
10	100001	010 Add
10	100011	110 Subtract
10	100100	000 And
10	100101	001 Or
10	101010	111 Slt




Performance

$$\frac{\text{sec}}{\text{prog}} = \frac{\text{instr.}}{\text{prog}} \cdot \frac{\text{clk cycles}}{\text{instr.}} \cdot \frac{\text{sec}}{\text{clk cycle}}$$

CPI (1 for us) $\hookrightarrow$ clk period (crit. path, ...)

E. longest: lw





$$T_c = t_{pcq-PC} + t_{mem-I} + t_{RFread} + t_{ALU} + t_{mem-D} + t_{mux} + t_{RFsetup}$$

Add all delays

Take longest


11/7 Pipeline (not 1-cycle)

S-S is sequential. Pipeline is parallel




Use pipereg to store partial results (ana shift register)

Problem Writereg wrong stage! Need to go all the way!



Control: same unit. Each pipereg stores ctrl. signals of its stage

Shorthand



Hazards Result of instr. needed before it's produced $\rightarrow$ Add **hazard unit**

1. data result needed before available

E. add \$s0, \$s2, \$s3

and \$t0, \$s0, \$s1 $\rightarrow$ not yet ready! OK if same cycle

2. ctrl next addr. not known at fetch E beg.

Sln. 1. Insert **nops** to delay **later** instr. Can put useful work there.


: (bad abstraction, what if not run on piped?)

2. Forwarding (bypassing)

pick value **before write back**

bypassing register


ALU input can come from :



(00) 1. register file (general)

M $\rightarrow$ E
(10) 2. memory stage (instr. in E reads a reg. that the instr. in M will write)

W $\rightarrow$ E
(01) 3. writeback stage (



FwdAE $M \rightarrow E$ if $\text{writes to reg. file}$ (RegWriteM) and (not \$0) and $E \text{ source} = M \text{ dest}$
 $W \rightarrow E$ if (RegWriteW) and () and ()
FwdBE $W \rightarrow E$ if () and ()

X if producer is a load

Can't fwd, must stall!

Detect at runtime, insert nop.

Stall tells pipeline and stuff behind to wait!


disable pipe reg and clear E pipe reg $\rightarrow$ nop

Stall F, Stall D, Flush E

lw?

lw dest reg = either D src. reg?

lwstall = MemToReg E and ((rsD = rtE) or (rtD = rtE))



Control hazard: branch


1. Early branch resolution $\rightarrow$ decide in D, before E

New hazard: may need value $M \rightarrow D$. No need for $E \rightarrow D$

FwdAD $M \rightarrow D$ if (instr. in M writes to Reg?) and (Did I just read a reg?) and (D src = M dest) (usual)

FwdBD

l t t



C2 resolves branch

instr. fetched in C3.

speculate whether branch is taken (guess no)

✓: good, already in pipeline

✗: flush wrong instr., zero reg. $\rightarrow$ bubble

branch

Stall

cycle	1	2	3	4	5
lw \$t0, 4(\$0)	F	D	E	M	W
add \$t1, \$t1, \$t2		F	D	E	M
beq \$t0, \$t1, target			F	D	E

\$t0, \$t1 not available. Need stall

StallF, StallD, StallE = lwstall + branchstall (if instr. in F. produce)

? branch in decode

? write to mem

is dest reg. = either branch source?

branchstall = Branch D and RegWrite E and ((WriteReg E = rsD) or (WriteReg E = rtD))

OR

MemToReg M

M

M

Performance Analysis

CPI (cycles-per-instr.), ideal = 1, >1 for bubbles

E. 54% R, 25% load, 10% store, 11% branch (dynamic count, loops --- included)


if 40% loads used by nxt. instr.; 25% branches taken

$$\text{load CPI } 0.4 \cdot 2 + 0.6 \cdot 1 = 1.4$$

$$\text{b CPI } 0.25 \cdot 2 + 0.75 \cdot 1 = 1.25$$

$$\Sigma = 0.54 \cdot 1 + 0.25 \cdot 1.4 + 0.1 \cdot 1 + 0.11 \cdot 1.25 = 1.1275!$$

Crit path: longest thru any stage



Element	Delay
Register clk-to-Q	t_{pcq} 30 ps
Register setup	t_{setup} 20
Multiplexer	t_{mux} 25
ALU	t_{alu} 200
Memory Read	$t_{memread}$ 250
Register file read	t_{rFread} 150
Register file setup	$t_{rFsetup}$ 20
Equality	t_{eq} 40
AND gate	t_{and} 15
Memory Write	$t_{memwrite}$ 220
Register file write	$t_{rFwrite}$ 100

$$T_c = \max \left\{ \begin{array}{l} t_{pcq} + t_{memread} + t_{setup} \\ 2(t_{rFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup}) \\ t_{pcq} + t_{mux} + t_{mux} + t_{alu} + t_{setup} \\ t_{pcq} + t_{memwrite} + t_{setup} \\ 2(t_{pcq} + t_{mux} + t_{rFwrite}) \end{array} \right\} \begin{array}{l} \text{Fetch} \\ \text{Decode} \\ \text{Execute} \\ \text{Memory} \\ \text{Writeback} \end{array}$$

$$= 2(150 + 25 + 40 + 15 + 25 + 20) \text{ ps} = 550 \text{ ps} \quad \text{Decode}$$

CPI ↑, delay ↓, product ↓