

Binary MSB most significant bit

LSB least

Byte 8 bits

Word Natural unit of data for a processor (32/64 bit)

2's complement MSB negative E. $\begin{array}{c} 1110 \\ -8 \quad 4 \quad 2 \end{array} = -2$

$\begin{array}{c} 0 \quad 1 \sim 7 \quad 8 \sim 15 \\ \swarrow \quad \searrow \\ -8 \sim -1 \quad 0 \quad 1 \sim 7 \end{array}$

Negation flip bits $\rightarrow +1$

Pf. $x + \bar{x} = 2^n - 1$

E. $0101 \rightarrow 1010 + 1 = 1011$

5

$-8 + 2 + 1 = -5$

Extension E. $0110 \rightarrow 0000 \quad 0110$

$1110 \rightarrow 1111 \quad 1110$

Commutative $\begin{cases} X + Y = Y + X \\ X \cdot Y = Y \cdot X \end{cases}$

Associative $\begin{cases} X + (Y + Z) = (X + Y) + Z \\ X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z \end{cases}$

Distributive $\begin{cases} X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z) \\ X + (Y \cdot Z) = (X + Y) \cdot (X + Z) \end{cases}$

Absorption $\begin{cases} X + (X \cdot Y) = X \\ X \cdot (X + Y) = X \end{cases}$

$\begin{array}{l} A + 0 = A \\ A + 1 = 1 \\ A + A = A \\ A + \bar{A} = 1 \\ 0 \cdot A = 0 \\ 1 \cdot A = A \\ A \cdot A = A \\ A \cdot \bar{A} = 0 \end{array}$ Identities

$\begin{array}{l} \overline{X \cdot Y} = \bar{X} + \bar{Y} \\ \overline{X + Y} = \bar{X} \cdot \bar{Y} \end{array}$ DeMorgan's Law

Boolean algebra comm, asso, dist $(a \cdot (b + c) = (a \cdot b) + (a \cdot c))$ and vv.)

Delay - propagation t_{pd} max delay from any $i \rightarrow$ any o

- contamination t_{cd} min delay

critical path: longest ($\sum t_{pd}$)

short path: shortest ($\sum t_{cd}$)

$\rightarrow \checkmark$ after crit. $\checkmark$, but before, may have transient $X \rightarrow$ glitch

Timing diagram.

unique

Canonical forms

1. truth table

rare to be min. $\begin{cases} 2. \text{ sum of minterms} \\ 3. \text{ product of maxterms} \end{cases}$

2-level logic

A Cascade of Vocabulary

complement: inverse of a variable (from set theory, the set of elements not in A)

$X, \bar{A}$ X, A

literal: a variable or the complement of a variable

$X, \bar{X}, \bar{A}, Y$ $XY, A + \bar{B}$

product term: a conjunction (logical and) of literals

$XY, C\bar{D}$ $X + Y, A\bar{B} + C, I(J + K)$

can't be literal!

minterm: product term that includes all input variables, complemented or not

$ABC, AB\bar{C}$ $AC, \bar{B}$

sum term: a disjunction (logical or) of literals

$X + Y, \bar{A} + B + C$ $XY, A + \bar{B}C$

maxterm: sum term that includes all input variables, complemented or not

$A + B + C, A + \bar{B} + C$ $A + C, A + BC$

sum of products (SoP) expression: sum (logical or) of product (logical and) terms

$AB + A\bar{C} + ABC$ $AB + A\bar{C} + B$

product of sums (PoS) expression: product (logical and) of sum (logical or) terms

$(A + B)(C + \bar{B})(A + B + C)$ $(A + B)(C + B)(A)$

Simp methods 1. Algebraic

2. CAD

3. Manual — Karnaugh maps, bubble pushing

truth table, redrawn w/ adjacency

Adj. prop. For any adj. move, 1 bit flips

Look for 2 adj. 1s

E. $F = \bar{X}Y + X\bar{Y} + XY$

$= \bar{X}Y + X$

(dist.)

$X \begin{matrix} 0 & 1 \\ 0 & 1 \\ 1 & 1 \end{matrix}$



overlap


Group - can overlap

- has all 1s

- has no 0s

- dim must be 2^n !

>4 var. 3D-ish




Design 1. Populate truth table

2. Populate K-map

3. if several outs, find common groups

4. sum the terms






Don't-care: X

E. priority encoder: identifies the digit w/ the MS 1.

valid bit: 1 ✓, 0 X (if no 1 present). (simplifies T-table)

Bubble pushing



2-input CMOS #

2

6

6

4

4

8

8

1. introduce bubbles


2. push → flip



3. add additional bubbles

Fundamental building block ana. functions

Decoder k input, 2^k output (one 1, others 0)
one-hot



Multiplexer (mux)




$\log_2 N$ switches to select N inputs.

$$Y = D_0 \bar{S} + D_1 S$$

4-bit, use a decoder

implementation: connect inputs to $+V_{cc}$ & G .

8 $\rightarrow$ 4 Choose some as select bits, write Y as a fuch. of the other bits.



Shifter 1. Logical fill extra by 0

E. $1100 \gg 2 = 00110$, $1100 \ll 2 = 0000$

2. Arithmetic fill by value of MSB on right shift (preserves sign)

E. $1100 \ggg 2 = 11110$, $1100 \lll 2 = 0000$

3. Rotator rotate by circle

E. $1100 \text{ RoR } 2 = 0110$, $1100 \text{ RoL } 2 = 0011$

$$A \ll N = A \times 2^N$$


- Example: $00001 \ll 2 = 00100$ ($1 \times 2^2 = 4$)
- Example: $11101 \ll 2 = 10100$ ($-3 \times 2^2 = -12$)

$$A \ggg N = A \div 2^N$$



- Example: $01000 \ggg 2 = 00010$ ($8 \div 2^2 = 2$)
- Example: $10000 \ggg 2 = 11100$ ($-16 \div 2^2 = -4$)

Watch overflow!

Implementation





shamt	Y_3	Y_2	Y_1	Y_0
0 0	A_3	A_2	A_1	A_0
0 1	0	A_3	A_2	A_1
1 0	0	0	A_3	A_2
1 1	0	0	0	A_3



Adder Full: w/ carry, Half: w/o carry
 carry ripples thru (need wait)


Multibit 1. Ripple carry $n \times$ full, $O(n)$ width! slow :/



overflow = $C_{30} \oplus C_{31}$

C_{30}	A_{31}	B_{31}	C_{31}	S_{31}		
0	0	0	0	0	pos + pos = pos	0
0	0	1	0	1	pos + neg cannot overflow	0
0	1	0	0	1	pos + neg cannot overflow	0
0	1	1	1	0	neg + neg = pos	1
1	0	0	0	1	pos + pos = neg	1
1	0	1	1	0	pos + neg cannot overflow	0
1	1	0	1	0	pos + neg cannot overflow	0
1	1	1	1	1	E. -!+ -!	0

Subtractor $A - B = A + (-B)$



2. Carry lookahead (reduces carry chain)

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i)$$

$$= G_i + C_i P_i$$

generate, or, propagate and there's C already


$$E. C_2 = G_1 + C_1 P_1 = G_1 + (G_0 + C_0 P_0) P_1 = G_1 + G_0 P_1 + C_0 P_0 P_1$$

inputs only

C_i has i terms, max $i+1$ literals

tot. delay $\propto$ Gate delay $\propto \log_2(\text{input})$

ALU Arithmetic logic unit




$F_{2:0}$	Function
000	A & B
001	A B
010	A + B
011	not used
100	A & ~B
101	A ~B
110	A - B
111	A < B

SLT (set less than) Only Y_0 used


E. Sorter in: 4 4-bit int, out: 4 4-bit int, sorted

1. Design algorithm E. bubble: compare $\rightarrow$ swap $\rightarrow$ move largest $\rightarrow$ end


2. Use blocks to implement



3. Implement cir.



Depth = 3, size = 5




Sequential (has memory)

Store 1 bit bi-stable element (cross-coupled)

+ control 1. SR latch

	S	R	$Q(t+1)$
set	1	0	1
res	0	1	0
hold	0	0	$Q(t)$
invalid	1	1	??



NOR


2. D-latch

CLK = 0: $Q = Q$

opaque

CLK = 1, $Q = D$

transparent



imple. w/ SR + rd

CLK 1 cycle: 1 rising edge, 1 falling ---

FF rising edge triggered $C 0 \rightarrow 1 \Rightarrow Q = D$


DFF imp. only one latch is transparent

When $C 0 \rightarrow 1$, $Q = D$ (edge sensitive)

Options - enabled (if EN = 0, no update) (MUX, $0 \rightarrow D$)


- reset PRE = 1 forces $Q = 1$, CLR = 1 forces $Q = 0$

immediately, regardless CLK



Other types


T ("toggle") flip-flop:



T	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

rising edge

JK flip-flop:



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

$\sim X$: from 0 $\sim = 0$: to 0

$X \sim$: from 1 $= 1$ to 1




Register FF for each bit, same CLK

Counter Add 1 per CLK cycle

Shift register serial FF, not parallel

Every cycle, FF shift a bit (adds delay)

Shift + 11



(E. parallel in $\rightarrow$ serial out)

Memory array large amount of data (typically volatile)


register $\rightarrow$ mem $\rightarrow$ disk

1. Dynamic random access mem. DRAM

2. Static RAM SRAM

3. Read only mem ROM


2D. n-bit add. $\rightarrow 2^N \times M$



Z means "high impedance" (hi-Z, tri-stated, or floating) means signal is neither driven to a logical high nor low level and does not drive connected circuit. It is said to be "floating"

Only selected wordline drives bitlines, all others float.

$\rightarrow$ disconnected, not driving future stages



read M bits at a time (entire row)


RAM volatile, quick R/W

DRAM store data w/ capacitor: small, but leak, read destroyed

w/ bistable inverter: large, but fast read

ROM not volatile, but hard to write


E. lookup table (LUT), multi-ported mem (1+ words at a time)



Finite state machine (use FF to hold state Q , combinatorial logic to compute Q_{n+1})

E. parity checker

DFA no accept state




State trans. diagram

Design E. vending machine selling 15¢ item, accept 5¢, 10¢, no change

1. identify I/O I: N (5¢), D (10¢), RES, CLK O: open (release)

2. Transition diagram



3. Trans. table

state	inputs	next state	output
	N D		open
0¢	0 0	0¢	0
	0 1	10¢	
	1 0	5¢	
	1 1	x	
5¢	0 0	5¢	0
	0 1	15¢+	
	1 0	10¢	
	1 1	x	
10¢	0 0	10¢	0
	0 1	15¢+	
	1 0	15¢+	
	1 1	x	
15¢+	0 0	0¢	1
	0 1	10¢	
	1 0	5¢	
	1 1	x	

For each state and input, find next state and output

4. Encode the states Q_1Q_0 : 0 → 00, 5 → 01, 10 → 10, 15 → 11

5. Truth table w/ state, output encoding

state	Q_1Q_0	inputs	next state	D_1D_0	output
		N D			open
0¢	00	0 0	0¢	00	0
0¢	00	0 1	10¢	10	
0¢	00	1 0	5¢	01	
0¢	00	1 1	x	xx	
5¢	01	0 0	5¢	01	0
5¢	01	0 1	15¢+	11	
5¢	01	1 0	10¢	10	
5¢	01	1 1	x	xx	
10¢	10	0 0	10¢	10	0
10¢	10	0 1	15¢+	11	
10¢	10	1 0	15¢+	11	
10¢	10	1 1	x	xx	
15¢+	11	0 0	0¢	00	1
15¢+	11	0 1	10¢	10	
15¢+	11	1 0	5¢	01	
15¢+	11	1 1	x	xx	



DFF/TFF/JKFF

exploit don't cares

6. Boolean for Q_{n+1} and output

open = Q_1Q_0 , K-map

7. Build circuit



Q_{n+1} always depends on Q_n and input, but **output** diff.


Moore FSM **outputs** depends **only** on Q (no $I \rightarrow O$ direct path)

Mealy FSM outputs can depend on I .


output may change **w/o CLK** (w/input)

output on **edges** (state & input)


Can use one-hot encoding and TFF



Pattern recognition E. last 4 bits are 1101



w/ **shift register**



Timing FF inputs must be **stable** at CLK ✓

t_{setup} : **before** ✓ that D must be stable (typ. longer)

t_{hold} **after**



depends on ① Time for Q to stable

② Time for Q

min time $\rightarrow$ unstable max

-c contamination delay -q propagation

-cq : CLK $\rightarrow$ Q, -d : Q $\rightarrow$ D



$t_{\text{hold}} < t_{\text{ccq}} + t_{\text{cd}}$ avoid too fast

$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}}$ slow

CLK skew = diff. between 2 CLK $\forall_s$, consider worst

t_{setup} CLK 2 arrives **early**

$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}} + t_{\text{skew}}$

t_{hold} CLK 1 $\sim$ **early**

$t_{\text{skew}} + t_{\text{hold}} < t_{\text{ccq}} + t_{\text{cd}}$